openBeeLogger/KiCad/openBeelogger/openBeelogger.kicad_pcb

168 lines
6.0 KiB
Plaintext

(kicad_pcb (version 20171130) (host pcbnew "(5.1.5)-3")
(general
(thickness 1.6)
(drawings 4)
(tracks 0)
(zones 0)
(modules 1)
(nets 3)
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.25)
(trace_clearance 0.2)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.2)
(via_size 0.8)
(via_drill 0.4)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(edge_width 0.05)
(segment_width 0.2)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.12)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.051)
(solder_mask_min_width 0.25)
(aux_axis_origin 0 0)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x010fc_ffffffff)
(usegerberextensions false)
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 "Net-(J201-Pad2)")
(net 2 "Net-(J201-Pad1)")
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.25)
(via_dia 0.8)
(via_drill 0.4)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net "Net-(J201-Pad1)")
(add_net "Net-(J201-Pad2)")
)
(module Connector_Molex:Molex_MicroClasp_55932-0210_1x02_P2.00mm_Vertical (layer F.Cu) (tedit 5B7810CC) (tstamp 5EA9EEEE)
(at 117.75 90.55)
(descr "Molex MicroClasp Wire-to-Board System, 55932-0210, with PCB locator, 2 Pins (http://www.molex.com/pdm_docs/sd/559320210_sd.pdf), generated with kicad-footprint-generator")
(tags "connector Molex MicroClasp side entry")
(path /5EA9E0B9/5EA9E837)
(fp_text reference J201 (at 1 -4.9) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Conn_01x02_Male (at 1 4.2) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 1 -2.6) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 5.5 -4.2) (end -3.5 -4.2) (layer F.CrtYd) (width 0.05))
(fp_line (start 5.5 3.5) (end 5.5 -4.2) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.5 3.5) (end 5.5 3.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.5 -4.2) (end -3.5 3.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 0 2.292893) (end 0.5 3) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 3) (end 0 2.292893) (layer F.Fab) (width 0.1))
(fp_line (start -3.41 3.41) (end -1 3.41) (layer F.SilkS) (width 0.12))
(fp_line (start -3.41 1) (end -3.41 3.41) (layer F.SilkS) (width 0.12))
(fp_line (start 5.11 3.11) (end 1 3.11) (layer F.SilkS) (width 0.12))
(fp_line (start 5.11 -3.41) (end 5.11 3.11) (layer F.SilkS) (width 0.12))
(fp_line (start 3.61 -3.41) (end 5.11 -3.41) (layer F.SilkS) (width 0.12))
(fp_line (start 3.61 -3.81) (end 3.61 -3.41) (layer F.SilkS) (width 0.12))
(fp_line (start 1 -3.81) (end 3.61 -3.81) (layer F.SilkS) (width 0.12))
(fp_line (start -3.11 3.11) (end 1 3.11) (layer F.SilkS) (width 0.12))
(fp_line (start -3.11 -3.41) (end -3.11 3.11) (layer F.SilkS) (width 0.12))
(fp_line (start -1.61 -3.41) (end -3.11 -3.41) (layer F.SilkS) (width 0.12))
(fp_line (start -1.61 -3.81) (end -1.61 -3.41) (layer F.SilkS) (width 0.12))
(fp_line (start 1 -3.81) (end -1.61 -3.81) (layer F.SilkS) (width 0.12))
(fp_line (start 5 3) (end 1 3) (layer F.Fab) (width 0.1))
(fp_line (start 5 -3.3) (end 5 3) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 -3.3) (end 5 -3.3) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 -3.7) (end 3.5 -3.3) (layer F.Fab) (width 0.1))
(fp_line (start 1 -3.7) (end 3.5 -3.7) (layer F.Fab) (width 0.1))
(fp_line (start -3 3) (end 1 3) (layer F.Fab) (width 0.1))
(fp_line (start -3 -3.3) (end -3 3) (layer F.Fab) (width 0.1))
(fp_line (start -1.5 -3.3) (end -3 -3.3) (layer F.Fab) (width 0.1))
(fp_line (start -1.5 -3.7) (end -1.5 -3.3) (layer F.Fab) (width 0.1))
(fp_line (start 1 -3.7) (end -1.5 -3.7) (layer F.Fab) (width 0.1))
(pad "" np_thru_hole circle (at 4 -1.9) (size 1.3 1.3) (drill 1.3) (layers *.Cu *.Mask))
(pad 2 thru_hole oval (at 2 0) (size 1.2 1.8) (drill 0.8) (layers *.Cu *.Mask)
(net 1 "Net-(J201-Pad2)"))
(pad 1 thru_hole roundrect (at 0 0) (size 1.2 1.8) (drill 0.8) (layers *.Cu *.Mask) (roundrect_rratio 0.208333)
(net 2 "Net-(J201-Pad1)"))
(model ${KISYS3DMOD}/Connector_Molex.3dshapes/Molex_MicroClasp_55932-0210_1x02_P2.00mm_Vertical.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(gr_line (start 155 130.25) (end 75 130.25) (layer Edge.Cuts) (width 0.05) (tstamp 5EA9EF1E))
(gr_line (start 75 130.25) (end 75 50.25) (layer Edge.Cuts) (width 0.05) (tstamp 5EA9EF1E))
(gr_line (start 155 130.25) (end 155 50.25) (layer Edge.Cuts) (width 0.05) (tstamp 5EA9EF1E))
(gr_line (start 75 50.25) (end 155 50.25) (layer Edge.Cuts) (width 0.05))
)