2016-03-25 07:19:46 +01:00
/**
2016-03-24 19:01:20 +01:00
* Marlin 3 D Printer Firmware
2019-02-12 22:06:53 +01:00
* Copyright ( C ) 2019 MarlinFirmware [ https : //github.com/MarlinFirmware/Marlin]
2016-03-24 19:01:20 +01:00
*
* Based on Sprinter and grbl .
* Copyright ( C ) 2011 Camiel Gubbels / Erik van der Zalm
*
* This program is free software : you can redistribute it and / or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation , either version 3 of the License , or
* ( at your option ) any later version .
*
* This program is distributed in the hope that it will be useful ,
* but WITHOUT ANY WARRANTY ; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE . See the
* GNU General Public License for more details .
*
* You should have received a copy of the GNU General Public License
* along with this program . If not , see < http : //www.gnu.org/licenses/>.
*
*/
2017-09-24 06:25:28 +02:00
# ifdef __AVR__
2017-06-18 01:36:10 +02:00
2017-09-06 13:28:32 +02:00
# include "../../inc/MarlinConfig.h"
2012-11-06 12:06:41 +01:00
2015-07-31 07:21:18 +02:00
# if ENABLED(USE_WATCHDOG)
2012-11-06 13:33:00 +01:00
2017-06-18 01:36:10 +02:00
# include "watchdog_AVR.h"
2012-11-06 12:06:41 +01:00
2017-09-06 13:28:32 +02:00
# include "../../Marlin.h"
2017-09-01 00:30:43 +02:00
2017-10-30 00:30:03 +01:00
// Initialize watchdog with 8s timeout, if possible. Otherwise, make it 4s.
2015-10-03 08:08:58 +02:00
void watchdog_init ( ) {
2017-10-30 00:30:03 +01:00
# if ENABLED(WATCHDOG_DURATION_8S) && defined(WDTO_8S)
# define WDTO_NS WDTO_8S
# else
# define WDTO_NS WDTO_4S
# endif
2015-07-31 07:21:18 +02:00
# if ENABLED(WATCHDOG_RESET_MANUAL)
2019-04-27 14:38:12 +02:00
// Enable the watchdog timer, but only for the interrupt.
2017-10-30 00:30:03 +01:00
// Take care, as this requires the correct order of operation, with interrupts disabled.
// See the datasheet of any AVR chip for details.
2012-11-06 12:06:41 +01:00
wdt_reset ( ) ;
2017-11-02 23:47:20 +01:00
cli ( ) ;
2012-11-06 12:06:41 +01:00
_WD_CONTROL_REG = _BV ( _WD_CHANGE_BIT ) | _BV ( WDE ) ;
2017-11-02 23:47:20 +01:00
_WD_CONTROL_REG = _BV ( WDIE ) | ( WDTO_NS & 0x07 ) | ( ( WDTO_NS & 0x08 ) < < 2 ) ; // WDTO_NS directly does not work. bit 0-2 are consecutive in the register but the highest value bit is at bit 5
// So worked for up to WDTO_2S
sei ( ) ;
wdt_reset ( ) ;
2015-07-31 07:21:18 +02:00
# else
2017-11-02 23:47:20 +01:00
wdt_enable ( WDTO_NS ) ; // The function handles the upper bit correct.
2015-07-31 07:21:18 +02:00
# endif
2017-11-02 23:47:20 +01:00
//delay(10000); // test it!
2012-11-06 12:06:41 +01:00
}
//===========================================================================
2015-04-27 03:44:01 +02:00
//=================================== ISR ===================================
2012-11-06 12:06:41 +01:00
//===========================================================================
2016-12-20 06:43:38 +01:00
// Watchdog timer interrupt, called if main program blocks >4sec and manual reset is enabled.
2015-07-31 07:21:18 +02:00
# if ENABLED(WATCHDOG_RESET_MANUAL)
2015-10-13 12:57:36 +02:00
ISR ( WDT_vect ) {
2017-11-02 23:47:20 +01:00
sei ( ) ; // With the interrupt driven serial we need to allow interrupts.
2018-11-29 23:58:58 +01:00
SERIAL_ERROR_MSG ( MSG_WATCHDOG_FIRED ) ;
2018-10-19 04:20:56 +02:00
minkill ( ) ; // interrupt-safe final kill and infinite loop
2015-10-13 12:57:36 +02:00
}
2019-04-27 14:38:12 +02:00
# endif
2015-10-13 12:57:36 +02:00
2017-05-09 19:35:43 +02:00
# endif // USE_WATCHDOG
2017-09-24 06:25:28 +02:00
# endif // __AVR__